Modeling of Novel Transistors, Manufacturing Technologies, and Architectures to Preserve Digital Computing Performance Scaling
نویسنده
چکیده
The approaching end of traditional MOSFET technology scaling creates the need to identify novel devices, manufacturing technologies, memories, and architectures to preserve digital computing performance scaling. To this end, we argue for the need to generate circuit-level models and integrate them into existing simulation and digital design infrastructure for rapid architectural design exploration. Using CHISEL, we can generate behavioral and circuit models of novel technologies.
منابع مشابه
Reducing Hardware Complexity of Wallace Multiplier Using High Order Compressors Based on CNTFET
Multiplier is one of the important components in many systems such as digital filters, digital processors and data encryption. Improving the speed and area of multipliers have impact on the performance of larger arithmetic circuits that are part of them. Wallace algorithm is one of the most famous architectures that uses a tree of half adders and full adders to increase the speed and red...
متن کاملContinuing the Scaling of Digital Computing Post Moore’s Law
Computer devices are nearing the limits of scaling traditional CMOS technology that up to this day follows Gordon Moore’s predictions for doubling transistor density every 24 months. In fact, CMOS scaling is now predicted to first slow down and eventually cease by the middle of the next decade (John Shalf, 2014) (Mack, 2011), with industry forecasting that technologies beyond 2 or 3nm may be in...
متن کاملSymmetrical, Low-Power, and High-Speed 1-Bit Full Adder Cells Using 32nm Carbon Nanotube Field-effect Transistors Technology (TECHNICAL NOTE)
Carbon nanotube field-effect transistors (CNFETs) are a promising candidate to replace conventional metal oxide field-effect transistors (MOSFETs) in the time to come. They have considerable characteristics such as low power consumption and high switching speed. Full adder cell is the main part of the most digital systems as it is building block of subtracter, multiplier, compressor, and other ...
متن کاملModeling of Manufacturing of Field-Effect Heterotransistors without P-n-junctions to Optimize Decreasing their Dimensions
It has been recently shown that manufacturing p-n-junctions, field-effect and bipolar transistors, thyristors in a multilayer structure by diffusion or ion implantation with the optimization of dopant and/or radiation defects leads to increase the sharpness of p-n-junctions (both single p-n-junctions and p-n-junctions framework their system). Due to the optimization, one can also obtain increas...
متن کاملBallistic (n,0) Carbon Nanotube Field Effect Transistors' I-V Characteristics: A Comparison of n=3a+1 and n=3a+2
Due to emergence of serious obstacles by scaling of the transistors dimensions, it has been obviously proved that silicon technology should be replaced by a new one having a high ability to overcome the barriers of scaling to nanometer regime. Among various candidates, carbon nanotube (CNT) field effect transistors are introduced as the most promising devices for substituting the silicon-based ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017